


Altium_® DRC syntax can be intimidating Dictionary definition syn-tax /sin taks/ noun a set of rules for or an analysis of this.

Where can you turn for help?



You can turn to Altium's Query Language Reference!

http://valhalla.altium.com/Learning-Guides/TR0110%20Query%20Language%20Reference.pdf




349 pages of detailed syntax information! Umm...maybe not.


Fortunately Altium has automated the syntax entry...



...with Query Helper



...and Query Builder




Let's start with something easy...



...how about a rule for board outline clearance?

This will also set the polygon backoff from the edge of the PCB.




Let's start with something easy...




Now let's create a separate outline rule for the inside layer.

We will increase the polygon back-off by 5 mils on the inner VCC layer to offset it from the outer GND planes.





This slightly greater polygon back-off on the inner VCC layer prevents a detrimental field effect called 'fringing'.



Fringing is an outward EMI radiation from the Power and GND planes at the edge of the PCB as shown here.

2. 20H RULE

20H rule: If there are high-speed currents on the board, there are electromagnetic fields associated with them. At the edge of the planes (presumably at the edge of the board) these fields will fringe outward from the board as shown in Figure 1. If the ground plane is larger than the power plane, the energy can not radiate out, as we can see from Figure 1(b). Thus, outward EMI radiation is reduced and there is less chance for an external EMI problem.




Figure 1: Recessing power plane may reduce outward fringing.

The reduction of edge radiation relates to the plane edge retraction. 20H role (H is the height between the power plane and the ground plane) take it that if the power plane edge is retracted 20H of the ground plane edge, 70% of the energy radiation can be repressed.


20H rule is experiential method without theoretically confirmation and demonstration. Some designers believe that the 20H rule will cause more radiation than not applying it [2, 3]. There also exist a saying that whether the 20H role is applicable depends on the dimension of the PCB and the frequency and the layers separation [4]. Others think that using discrete components instead of implementing the 20-H rule is another choice [5].

While on the subject of polygons...



...polygon DRC options have been greatly enhanced in recent revision updates!

Click the 'Advanced' radio button to view these options.




While on the subject of polygons...



...what if we want our polygons to flood the SMD and through-hole pads with no thermal relief?


Let's create a NoThermal polygon rule!





First, select the polygon that you wish to eliminate the thermal relief connections.


Then rename it appropriately in the Properties panel as shown here. I'll call it 'NoThermal'.



Here is an easy way to create a polygon rule...



Next, in the Polygon Pour Manager dialog box (shown), select the 'Create Polygon Connect Style Rule...'.




A polygon clearance rule can be created in a similar way...



Finally, in the design rule dialog box that appears, enter an appropriate name and change the connection style settings to Direct Connect.

This new rule now appears in the design rules!




Here is an easy way to create a polygon rule...



This same procedure can be used to create a polygon clearance rule for a GND fill copper polygon.

This allows us to set increased clearances on these planes.




Order of priority and processing is critical...




If a new design rule doesn't seem to be working correctly, try increasing the priority as shown.

The baseline default rule should always be the catch-all at the bottom of the list.






Now we need to create a design rule for our 90 ohm differential USB signals as shown.



Altıum.


This track width and spacing information is gained from our favorite online calculator.





The best practice is to define a Differential Pair Class for these USB signals.


Think of these classes as a bucket to contain the nets we want to constrain.





Next we need to create a Width rule for these signals as shown.


Yes, this seems redundant but is necessary to automate the routing.






Finally, we need to create a Clearance rule to define the required spacing between the signals as shown.

Yes, more redundancy!





Now, using the 'Interactively Route Differential Pair Connections' command, we get a perfectly paired 90 ohm route as shown!




Still one more consideration...




How do we keep the GND plane a sufficient distance to not adversely affect these diff paired signals?

By creating a design rule clearance from any diff pair to any polygon plane as shown.






The resulting plane back-off is a perfectly smooth separation from the 90 ohm signals as shown here.






If we wish to ensure the length matching of these diff paired signals, we can add the Matched Length design rule tolerance shown here.

Incidentally, the Group Matched Length option is for single ended impedance controlled nets.






If necessary, the signal lengths can be verified and tuned from the Differential Pairs Editor of the PCB Panel.





The 0.5mm pitch BGA poses a unique DRC challenge because we must neck down the tracks to route between the pads!


We want to maintain a minimum 5mil trace and space rule everywhere but under the BGA.





To define separate design rules specific to the BGA area we must place a room delineating that area as shown here.

Be aware that you can only edit rooms with those options under the Design/Rooms command.




Now what to do about the spacing under the BGA...



Now give this room a descriptive name in the Room Definition section of the design rules dialog box as shown here.


Next, define this room under Component Class as 'Room Definition 1' in the pull down selection box.



Now what to do about the spacing under the BGA...



Next, create a new clearance rule for this room definition and set the smaller clearances as shown here.




Now what to do about the spacing under the BGA...



Finally, we can create a minimum 3 mil width rule for the necked-down tracks under the BGA as shown here.


This allows for maximum width and clearances everywhere else.




Finally, let's check for disjointed vertices...



This rule option checks for tracks that have disjointed vertices as shown below.





Well, this is great information, but...




...how do I integrate these rules into my PCB as needed and applicable?



Exporting design rules...



After compiling your favorite design rules, you can export those rules by right clicking on the **Design Rules** header and selecting the **Export Rules...** option as shown here.




Exporting design rules...

Altium .

Then, in the dialogue box that appears, select and highlight all the rules to be exported as shown.


You will then be prompted to save the data file.





When importing design rules into an existing PCB database, you can then select only those rules that you wish to be imported.


Be aware that those existing rules will be overwritten!



What about those design rules that aren't applicable....



With these comprehensive design rules loaded, you can simply uncheck those rules that are not applicable to your particular PCB design as shown here.




One more bonus tip...



This is an Easter egg that not many are aware of.

Press the 'Y' key in any PCB database.


From the dialogue box that appears, select Examples, then option #3 as shown here.






This command selects all those annoying little stubs that seem to accumulate in our PCB designs after routing.

While selected, you can press the delete key to eliminate these stubs!






I would suggest however, that you edit this command in the PCB Filter (as shown) so that it only selects those stubs on the signal routing layers.






After executing this new command, press the 'Y' key again and this time select the History option and More... from the sub-menu. Then from the dialog box shown here, select the command and Add To Favorites!





Now this shortcut command will always be available to you by simply pressing the 'Y' key!

Enjoy!



May all your PCBs be error free!

Kelly Wigington, CID+

Director of PCB Design,

VPI Technology Group

kellyw@vpitech.com

Email me if you would like a copy of my design rule file or this slide deck.

