Altium Academy Virtual Sessions: Tech Track - DDR and BGA Routing and Fanout

Altium Designer
|  Created: April 8, 2020  |  Updated: December 20, 2020

This tech track will discuss DDR and BGA Routing Best Practices and addresses the challenges to the designer and illustrates the various options for BGA fanout and the balanced routing constraints needed for fanning out to DDR memories.

About Author

About Author

PCB Design Tools for Electronics Design and DFM. Information for EDA Leaders.

Recent Articles

Back to Home