Ever had one of your data packages placed on hold by your fabricator? If so, you are not alone. A significant number of new flexible circuit or rigid flex designs are placed on hold for engineering questions and clarifications almost immediately after the order is placed with the fabricator. Tara Dunn reaches out to Director of Engineering at Summit Interconnect Technologies. His current position is focused on cutting-edge high-density interconnect, high speed digital, Flex/Rigid Flex and RF/microwave printed circuit board fabrication for the military and commercial industries. He is a certified IPC trainer, a member of the IPC-6012 and IPC-6018 review committees, and an excellent resource for a wide range of PCB related topics. Gerry was kind enough to lend his expertise and provide a response to my question.
Currently, we experience design holds about 60% of the time. The number one reason for jobs being placed on hold is the documentation. Most of these documentation issues could have been avoided by the designer and procurement team by simply reviewing the entire documentation package and purchase order requirements before submitting the order to the fabricator.
The first step is to confirm that the fabrication dataset is complete and the correct revision. Are all the circuit layers, drill files, solder masks, legends, netlists, array instructions (if required), and fabrication drawings generated? There are many instances when the drill files are from the previous revision while the circuit layers are the new revision, or vice versa.
The fabrication drawing needs to be completely reviewed for accuracy. A mismatch between a drill chart and the supplied drill file will cause the job to go on hold at the very start of the CAM process. If you are wondering why, a mismatch indicates that the drawing and supplied data may not be the same revision. A review of each note of the drawing and each detail (stack-up, impedance table, details and PCB dimensions) must be reviewed and confirmed correct. Many jobs go on hold because dimensions do not match the PCB design data, or when an impedance line width is specified on a drawing but doesn't exist in the actual design layer.
Regarding impact on final product, I would like to touch on finished annular ring requirements and drill to copper distance. It’s much more difficult to maintain inner layer registration with Flexible materials compared to glass reinforced materials. Additional annular rings should be designed into the flex layers when possible. Many designs have the same annular ring requirements as rigid cores. There is greater risk of a finished flex core with a .005" annular ring failing a tangency requirement or a .006" annular ring failing a class 3 minimum finished requirement of .001", even though the PCB has passed electrical test and all other cross section requirements. Additionally, more annular ring should be factored in for more than one lamination cycle. The first lamination cycle can have the typical annular ring, but additional lamination cycles will benefit from an increased annular ring.
Lastly, on the subject of annular ring, do not remove the nonfunctional pads while "laying out" your traces. The nonfunctional pads serve as the safe keep-back distance between a drill and a conductor. IPC-2221, IPC-2222 and IPC-2223 require a keep-back distance as if the annular is present. Removing the nonfunctional pads and routing closer to the drill will reduce the reliability of your finished product and could be in violation of the requirements of IPC design guidelines.
Following is an example of the danger of removing the non-functional pads and routing closer to the drill:
The design is .008" drill to copper.
Tangency is permitted with a .005" annular ring, that will allow drill to copper to be .003" before etch back or drill removal.
Etchback is required—allowing the removal of .0015". The distance now is .0015" between the copper plating and a different conductor.
CAF migration allows for up .001" growth. Worst case condition is now .0005".
IPC-2221/2222 requires a minimum space .002" for 0-50 volts in finished product.
When the worst-case scenario is added up, the plated hole is over budget by .0015". This may be acceptable for class 2 product but is a concern for class 3 product and field reliability.
I want to thank Gerry for sharing his experience and giving input and suggestions for how to improve flex and rigid-flex data packages to avoid the common items that cause holds at fabrication and for the detailed explanation of annular ring tolerance build-up. This has been helpful for me and I hope for you.
Watch Gerry Partida discusses about Wrap Plating and Via Filling.
Link to Summit Interconnect?
Would you like to find out more about how Altium can help you with your next PCB design? Talk to an expert at Altium or discover more about sending complete documentation packages to PCB fabrication.