Free Trials

Download a free trial to find out which Altium software best suits your needs

How to Buy

Contact your local sales office to get started on improving your design environment

Downloads

Download the latest in PCB design and EDA software

  • PCB DESIGN SOFTWARE
  • Altium Designer

    Complete Environment for Schematic + Layout

  • CircuitStudio

    Entry Level, Professional PCB Design Tool

  • CircuitMaker

    Community Based PCB Design Tool

  • NEXUS

    Agile PCB Design For Teams

  • CLOUD PLATFORM
  • Altium 365

    Connecting PCB Design to the Manufacturing Floor

  • COMPONENT MANAGEMENT
  • Altium Concord Pro

    Complete Solution for Library Management

  • Octopart

    Extensive, Easy-to-Use Component Database

  • PRODUCT EXTENSIONS
  • PDN Analyzer

    Natural and Effortless Power Distribution Network Analysis

  • See All Extensions
  • EMBEDDED
  • TASKING

    World-Renowned Technology for Embedded Systems Development

  • TRAININGS
  • Live Courses

    Learn best practices with instructional training available worldwide

  • On-Demand Courses

    Gain comprehensive knowledge without leaving your home or office

  • ONLINE VIEWER
  • A365 Viewer

    View & Share electronic designs in your browser

  • Altium Designer 20

    The most powerful, modern and easy-to-use PCB design tool for professional use

    ALTIUMLIVE

    Annual PCB Design Summit

    • Forum

      Where Altium users and enthusiasts can interact with each other

    • Blog

      Our blog about things that interest us and hopefully you too

    • Ideas

      Submit ideas and vote for new features you want in Altium tools

    • Bug Crunch

      Help make the software better by submitting bugs and voting on what's important

    • Wall

      A stream of events on AltiumLive you follow by participating in or subscribing to

    • Beta Program

      Information about participating in our Beta program and getting early access to Altium tools

    All Resources

    Explore the latest content from blog posts to social media and technical white papers gathered together for your convenience

    Downloads

    Take a look at what download options are available to best suit your needs

    How to Buy

    Contact your local sales office to get started improving your design environment

    • Documentation

      The documentation area is where you can find extensive, versioned information about our software online, for free.

    • Training & Events

      View the schedule and register for training events all around the world and online

    • Design Content

      Browse our vast library of free design content including components, templates and reference designs

    • Webinars

      Attend a live webinar online or get instant access to our on demand series of webinars

    • Support

      Get your questions answered with our variety of direct support and self-service options

    • Technical Papers

      Stay up to date with the latest technology and industry trends with our complete collection of technical white papers.

    • Video Library

      Quick and to-the-point video tutorials to get you started with Altium Designer

    MIPI Physical Layer Routing and Signal Integrity

    Zachariah Peterson
    |  December 10, 2019

    Smartphone cameras on flex ribbons

    MIPI physical layer routing (C-PHY) is typically used to connect these smartphone cameras to a processor.

    When most designers talk about routing standards, particularly for advanced devices, they typically refer to differential routing standards (e.g., LVDS) that enable high data rates. These signaling standards have proliferated computers, networking equipment, smart electronics, and other areas, and they have been critical for operating with higher data rates alongside relative noise immunity. In mobile devices and other products that require high transfer rates when working with image and video data, peripheral routing typically uses an alternative set of physical layer specifications for routing.

    The MIPI physical layer standards are popular in smartphones and other mobile devices, but the range of applications is quickly expanding into new areas. In October, the MIPI Alliance announced new activities focused on advanced driver assistance systems (ADAS), autonomous driving systems (ADS), and other automotive applications. Another upcoming area where MIPI will become indispensable is computer vision (i.e., robotics). PCB designers, SoC designers, and OEMs should stay aware of these developments. In particular, PCB designers outside the smartphone industry will need to become very familiar with MIPI physical layer routing.

    PHY Standards and Interfaces

    The mobile industry processor interface (MIPI) is a set of industry specifications designed for mobile devices, including smartphones, laptops, tablets, and IoT products. The MIPI standards define interfaces and physical layers; interfaces define how devices communicate with each other over a specific signaling standard, while the physical layer specifications (as its name implies) define how signals are routed between an MCU/MPU and a MIPI-capable device.

    Sensors, imaging components, peripherals, and SoCs built to use different interfaces can take advantage of different physical layers for certain applications. The three MIPI physical layer standards are D-PHY, C-PHY, and M-PHY. Each of these was intended for different applications, and component/peripheral designers have implemented the corresponding interfaces accordingly.

    MIPI M-PHY is designed to provide communication channels in data-intensive applications. Some examples include transfer and processing of high resolution images, high frame rate and resolution video, and data transfer between mobile displays and memories. D-PHY is more often used in smartphones cameras and displays as it provides high speed communication between a device and its processor. This particular physical layer and its associated interfaces are also used in automotive systems, particularly automotive radar, cameras, infotainment systems, and dashboard display units.

    MIPI C-PHY was designed for mobile cameras and displays, although it has also found a home in wearables, IoT camera systems, and automotive displays/cameras. C-PHY can share the same physical layer and device pins as D-PHY, meaning designers can use an SoC that operates in both modes. 

    MIPI physical layer specifications

    MIPI physical layer characteristics. Image from the MIPI PHY Tech Brief.

    Routing in MIPI Physical Layers: C-PHY vs. M-PHY and D-PHY

    D-PHY and M-PHY use typical differential signaling; M-PHY uses an embedded clock while D-PHY uses a source-synchronous clock. C-PHY, however, uses a more complex differential signaling scheme with three pins per lane. The C-PHY signaling standard uses 3 signal levels which are sensed differentially, similar to bipolar-RZ. This interesting scheme requires 50 Ohm characteristic impedance for each line and 100 Ohm differential impedance between each line with 3 lanes in total. Just like typical differential signaling, this requires tight coupling between lines as they are routed between a processor and a device.

    The differential common mode noise filter used in C-PHY is unique in that you cannot use a set of 3 separate common mode noise filters as this will distort the signal levels. Using standard differential common mode noise filters will destroy the signal level in C-PHY and will not remove common mode noise from all three lines simultaneously. Instead, specialized common mode noise filters with three input and three output pins are required for noise filtration.

    Despite the use of three differential signaling lines, these lines must be precisely length matched on the PCB to ensure rising edges in each line coincide in order to accurately detect signal levels and suppress common mode noise. C-PHY encoding is designed to guarantee that there is at least one rising edge per symbol and that the differential input in all three received signals is non-zero. Compared to D-PHY, C-PHY uses fewer traces, fewer edge transitions, fewer lanes, and less board area for the same data transfer rate. In addition, because the clock is embedded in C-PHY and there is always a signal transition, there are no additional radiated emissions from a dedicated clock lane and clock recovery at the receiver is much easier.

    C-PHY MIPI physical layer signal levels

    Signal levels on the three differential lines in MIPI C-PHY

    A C-PHY component that receives senses signals differences between two of the three lines at a time, requiring a total of three differential receivers integrated into the receiving IC. Each receiver looks at the signal difference between two of the three signals, producing a base-5 signal system. Because C-PHY works with edge transitions at the receiver rather than typical signal levels, it is less sensitive to losses in the signal level than typical signaling techniques.

    Whether you are working with MIPI physical layer specifications or other signaling standards, the routing and layout tools in Altium Designer® are ideal for creating your next mobile, IoT, automotive, or hybrid device. These tools are built on top of a unified rules-driven design engine, allowing you to define routing specifications as design rules and check them automatically as you create your layout.

    Now you can download a free trial of Altium Designer and learn more about the industry’s best layout, simulation, and production planning tools. Talk to an Altium expert today to learn more.

    About Author

    About Author

    Zachariah Peterson has an extensive technical background in academia and industry. Prior to working in the PCB industry, he taught at Portland State University. He conducted his Physics M.S. research on chemisorptive gas sensors and his Applied Physics Ph.D. research on random laser theory and stability.His background in scientific research spans topics in nanoparticle lasers, electronic and optoelectronic semiconductor devices, environmental systems, and financial analytics. His work has been published in several peer-reviewed journals and conference proceedings, and he has written hundreds of technical blogs on PCB design for a number of companies.

    most recent articles

    Back to Home