Via Aspect Ratios and Their Importance to Multi-Layered PCBs

Zachariah Peterson
|  Created: February 27, 2018  |  Updated: July 11, 2024
Aspect Ratios and Their Importance to Multi-Layered PCBs

 

Any via in a PCB can cause reliability problems, which relate to the size of the via and the materials used in the PCB. When a via is placed in a PCB, the drill size and the depth into the PCB define a via's aspect ratio. It is this parameter that is an important determinant of via reliability. The ability to reliably fabricate vias with different aspect ratios depends on several factors. For example, some manufacturers will quote you very high aspect ratio vias which they can fabricate and prove reliability in accelerated stress testing.

The via aspect ratio you use in your PCB depends on the drill size you can reliably fabricate to the board. There are some practical constraints and rules of thumb to consider when designing your vias to have a target aspect ratio. I will examine some of these points in this article, both for mechanically drilled vias and microvias.

PCB Via Aspect Ratio Defined

The aspect ratio of a via in a PCB has a very simple mathematical definition. The via aspect ratio is the ratio of the drill depth to the drill diameter used to manufacture the via:

AR = (Drill depth)/(Drill diameter)

For standard thickness PCBs, where the thickness is 62 mils or 1.57 mm, the maximum aspect ratio you could expect to see for mechanically drilled through-hole vias is 10:1. This is because the smallest drill diameter typically used for PCB fabrication is 6 mils, and this value with the standard thickness gives the maximum 10:1 ratio. Due to tool consumption in 6 mil diameter drills being faster than with larger drills, the higher cost of 6 mil vias is overcome by using a larger drill diameter, which gives a smaller aspect ratio.

I will typically use 10 mil diameter drills at the low end unless a BGA footprint or high-pin density connector footprint demands I use a smaller drill diameter. In other words, I could expect a maximum 6:1 aspect ratio in most PCBs I design.

Via Aspect Ratio and Reliability

Now that we have defined typical aspect ratio values, how does a via's aspect ratio affect its reliability?

This is an important question as it partly relates to differences in reliability between mechanically drilled holes and laser-drilled holes used in HDI PCBs. As rules of thumb, primarily to ensure reliability of the drilled plated structures, the typical limits on the aspect ratios are as follows:

Of course, these are just rules of thumb, and all rules of thumb are made to be broken. The case of an approximately 12:1 through-hole via with a 7 mil drill would only be typical in a 2 mm thick board. Cases where you start to see through-hole vias with very high aspect ratios tend to be in non-standard PCBs that have larger thicknesses, and in such a case, consultation with your fabricator regarding the allowed drill size for through-holes is necessary.

That being said, I recall taking a tour with Summit Interconnect in 2021, and their process engineering manager stated that they could reliably fabricate high aspect ratio vias with 6 mil drills and prove their reliability. The expertise of the fabricator and their ability to prove reliability is quite important here and it underscores the need to contact them early, particularly when your board is non-standard.

Another factor that is not often considered is the plating thickness in the via hole. Typically, this could be approximately 1 mil, but of course, you could ask your fabricator to over-plate it. Via walls with thicker copper will be more reliable, so it should not be surprising that you could expect higher aspect ratio allowances when the plating is thicker.

The same applies when using blind and buried vias, whether laser-drilled or mechanically drilled. In fact, for laser-drilled vias, particularly those that will be stacked, lower aspect ratios become more common at higher layer counts, primarily because the dielectric thickness gets smaller.

Larger Aspect Ratios on Laser-Drilled Microvias

Microvias can also have larger aspect ratios depending on the size of the drilled hole and the quality of the copper wrap plating in sequential lamination. For through-hole vias, IPC reliability standards also specify via aspect ratios ranging between 6:1 and 8:1. A via aspect ratio of 8:1 is considered to be something of a required capability among PCB manufacturers.: According to IPC-T-50M, laser drilled microvia should have a maximum aspect ratio of 1:1.

This could arise in a few possible ways:

  • The use of skip vias to span two or more layers
  • The use of a thicker dielectric in the HDI buildup layers
  • Novel processes that deposit small diameter vias in thicker layers

Stacking of microvias is not necessarily the same as using a single high aspect ratio via. The reliability in a stack will depend on the aspect ratio of an individual via and the number of vias in the stack. These days, HDI fabricators have the expertise to build ELIC layer stackups, which will stack blind/buried microvias throughout the PCB stack-up. If you have a high layer count PCB with fine pitch BGAs, and you opt to go the stacked microvia route, make sure you contact your fabricator and determine the appropriate aspect ratio for the microvias in the stack to ensure reliability.

Via Plating Challenges

Drilling vias will require some understanding of the intricacies that involve adding depth into your circuit and adding fabrication necessities. The PCB via aspect ratio affects the difficulty with which the interior can be plated. Copper is deposited on the interior of a via using plating solution. The plating solution must be able to wick into a via hole by capillary action in order to fully plate the interior of the via.

The physics and chemistry involved in micropillar plating are very interesting. During capillary action, surface tension draws the plating solution into the via, and copper begins depositing along the wall. Due to the meniscus that forms at the surface of the solution, the copper precursor is consumed quickly from the solution in deeper regions of the via. As a result, the inner portions of a via barrel can have thinner plating than at the edges of the via.

 Plated vias and traces on a PCB

Small diameter vias on an HDI board

If the PCB via aspect ratio is larger, then there is a risk that the deposited copper in the via wall will be thinner, and the center of such a via would be more prone to cracking under thermal stress. This could be solved by adjusting the viscosity of the plating solution, but more practically the approach for compensating this effect is to set the appropriate throwing strength in the electroplating process for a high aspect ratio via. This not only improves the structural strength of the via but also improves its reliability against thermal stress.

Whether you need to build reliable power electronics or advanced digital systems, use the complete set of PCB design features and world-class CAD tools in Altium Designer®. To implement collaboration in today’s cross-disciplinary environment, innovative companies are using the Altium 365 platform to easily share design data and put projects into manufacturing.

We have only scratched the surface of what’s possible with Altium Designer on Altium 365. Start your free trial of Altium Designer + Altium 365 today.

About Author

About Author

Zachariah Peterson has an extensive technical background in academia and industry. He currently provides research, design, and marketing services to companies in the electronics industry. Prior to working in the PCB industry, he taught at Portland State University and conducted research on random laser theory, materials, and stability. His background in scientific research spans topics in nanoparticle lasers, electronic and optoelectronic semiconductor devices, environmental sensors, and stochastics. His work has been published in over a dozen peer-reviewed journals and conference proceedings, and he has written 2500+ technical articles on PCB design for a number of companies. He is a member of IEEE Photonics Society, IEEE Electronics Packaging Society, American Physical Society, and the Printed Circuit Engineering Association (PCEA). He previously served as a voting member on the INCITS Quantum Computing Technical Advisory Committee working on technical standards for quantum electronics, and he currently serves on the IEEE P3186 Working Group focused on Port Interface Representing Photonic Signals Using SPICE-class Circuit Simulators.

Related Resources

Related Technical Documentation

Back to Home
Thank you, you are now subscribed to updates.