Free Trials

Download a free trial to find out which Altium software best suits your needs

Altium Online Store

Buy any Altium Products with few clicks or send us your quote to contact our sales

Downloads

Download the latest in PCB design and EDA software

  • PCB DESIGN SOFTWARE
  • Altium Designer

    Complete Environment for Schematic + Layout

  • CircuitStudio

    Entry Level, Professional PCB Design Tool

  • CircuitMaker

    Community Based PCB Design Tool

  • NEXUS

    Agile PCB Design For Teams

  • CLOUD PLATFORM
  • Altium 365

    Connecting PCB Design to the Manufacturing Floor

  • COMPONENT MANAGEMENT
  • Altium Concord Pro

    Complete Solution for Library Management

  • Octopart

    Extensive, Easy-to-Use Component Database

  • PRODUCT EXTENSIONS
  • PDN Analyzer

    Natural and Effortless Power Distribution Network Analysis

  • See All Extensions
  • EMBEDDED
  • TASKING

    World-Renowned Technology for Embedded Systems Development

  • TRAININGS
  • Live Courses

    Learn best practices with instructional training available worldwide

  • On-Demand Courses

    Gain comprehensive knowledge without leaving your home or office

  • ONLINE VIEWER
  • Altium 365 Viewer

    View & Share electronic designs in your browser

  • Altium Designer 20

    The most powerful, modern and easy-to-use PCB design tool for professional use

    ALTIUMLIVE

    Annual PCB Design Summit

    • Forum

      Where Altium users and enthusiasts can interact with each other

    • Blog

      Our blog about things that interest us and hopefully you too

    • Ideas

      Submit ideas and vote for new features you want in Altium tools

    • Bug Crunch

      Help make the software better by submitting bugs and voting on what's important

    • Wall

      A stream of events on AltiumLive you follow by participating in or subscribing to

    • Beta Program

      Information about participating in our Beta program and getting early access to Altium tools

    All Resources

    Explore the latest content from blog posts to social media and technical white papers gathered together for your convenience

    Altium Online Store

    Buy any Altium Products with few clicks or send us your quote to contact our sales

    Downloads

    Take a look at what download options are available to best suit your needs

    • Documentation

      The documentation area is where you can find extensive, versioned information about our software online, for free.

    • Training & Events

      View the schedule and register for training events all around the world and online

    • Design Content

      Browse our vast library of free design content including components, templates and reference designs

    • Webinars

      Attend a live webinar online or get instant access to our on demand series of webinars

    • Support

      Get your questions answered with our variety of direct support and self-service options

    • Technical Papers

      Stay up to date with the latest technology and industry trends with our complete collection of technical white papers.

    • Video Library

      Quick and to-the-point video tutorials to get you started with Altium Designer

    PCIe 5.0 Signal Integrity and Analysis

    Zachariah Peterson
    |  November 20, 2020
    PCIe 5.0 signal integrity NVMe card

    High-speed cluster computing, NVMe and SATAe, high-speed GPUs, AI in the data center and at the edge, 5G; they’re all using PCIe 5.0 to access computer peripherals. This standard and the upcoming Gen6 version of PCIe are pushing the limits of signal integrity for many computer systems designers, especially for systems to be deployed in a data center or edge environment.

    As with any high speed signaling standard, signal integrity is a major design consideration, which requires the right set of design and analysis techniques. Rather than digging deep to find PCIe 5.0 signal integrity requirements from PCI-SIG, we’ve compiled the important points for today’s PCB layout engineers. Layout engineers should pay attention here as these design requirements will become more stringent in later PCIe generations.

    PCIe 5.0 Signal Integrity Requirements

    To begin, the requirements in PCIe 5.0 signal integrity do not translate to a strict set of board layout requirements; these will change depending on stackup, laminate type, weave style (if glass weave substrates are used), and other factors. That being said, there are strict requirements on PCIe 5.0 lanes to ensure signal integrity, prevent skew/ISI/jitter, and ensure a receiver can properly recover signals.

    The table below lists some of the basic signal integrity requirements that apply in the PCIe 5.0 standard.

    Metric

    Value in PCIe 5.0

    Loss budget

    Goal of 35 dB

    Signal bandwidth

    16 GHz per lane

    Vertical eye opening

    10 mV

    Horizontal eye opening

    0.3 UI (9.375 ps)

    Random jitter limit (RMS)

    0.15 ps

    BER target

    10-12

    Impedance target

    85 Ohm differential impedance


    To get the longest possible lane while ensuring signals can be recovered at the receiver with low BER, interconnects need to be designed with minimized loss and impedance matching out to the farthest possible bandwidth. This is a difficult task in the presence of rough copper and dispersion in the substrate material. There’s also the matter of lane-to-lane skew, crosstalk, and design of receivers themselves with appropriate equalization.

    Low-loss Materials

    If you look through some of the current guides on PCIe 5.0 signal integrity and design, you’ll find some references to low-loss materials. However, there is no specific material defined in the standard to ensure signal integrity. The point here is to select a material that will ensure you’re within your insertion loss budget for your lane length, and everyone should agree that FR4 laminates are not the best material for long interconnects. Other viable options include Megtron, iSpeed, and Rogers laminates.

    The Magic of Equalization

    Equalization is an important part of PCIe 5.0 signal integrity as its job is to recover the signal seen at the receiver. The channel should be designed to the reference receiver specs, which uses CTLE+DFE (3 taps) to compensate for high-frequency loss with adjustable DC gain. The available equalizer gain under the PCIe 5.0 specification is shown in the graph below.

    PCIe 5.0 Equalization

    PCIe 5.0 equalization

    Crosstalk, Skew, and Retimers

    Dealing with crosstalk and skew is much easier thanks to the allowed use of retimers in a PCIe lane. These components are designed to retransmit a signal along a lane, thereby resetting the skew budget and insertion loss budget along a lane. This isn’t to say that crosstalk and skew aren’t important, rather you only need to worry about them up to the point where a lane meets  retimer. You can learn more about retimers in this article from PCI-SIG.

    Advanced Design Techniques Beyond PCIe 5.0

    Once we get to PCIe 6.0, the requirements for which have already been determined mainly by PCI-SIG, we’ll get another performance bump to 64 GT/s with PAM-4 signaling. For the board designer, broadband design techniques will start to become even more important in order to minimize insertion/return loss and ensure signal integrity up to the receiver’s bandwidth.

    Tools for this area of design and signal integrity analysis are more widely available today thanks to a wealth of electronics-specific field solver utilities, such as the Impedance Scanner in Ansys SIwave, as well as open-source optimization libraries, such as Sky Workflows. However, the real holy grail in design for interfaces like PCIe 5.0, USB 4.0, DDR5, and faster high speed signaling standards is the following:

    1. Design optimization. This is far superior to using a field solver for design, but it requires an analytical or numerical model that relates impedance to geometry. This was the subject of my recent IEEE EPS presentation, and I hope more designers take an interest as these techniques become part of high speed signaling standards. 
    2. Design exploration. This basically brute-forces field solvers into an analytical approach. A great example is the new Simbeor 2021 package, which allows designers to explore multiple field solver solutions for proposed geometries in a real layout. This technique is much better for examining the effects of parasitics in a finished layout.

    CAD tool vendors are always looking at more advanced field solver utilities they can incorporate into their products, so don’t be surprised if you start to see these more advanced methods used in your favorite PCB design software.

    Once you’re prepared to address PCIe 5.0 signal integrity, you can use the high-speed design tools in Altium Designer® to create your high-speed PCB layout and model signal behavior with post-layout simulations. When you’re ready to share your work with your design team, you can share and track revisions through the Altium 365® platform.

    We have only scratched the surface of what is possible to do with Altium Designer on Altium 365. You can check the product page for a more in-depth feature description or one of the On-Demand Webinars.

    About Author

    About Author

    Zachariah Peterson has an extensive technical background in academia and industry. He currently provides research, design, and marketing services to electronics companies. Prior to working in the PCB industry, he taught at Portland State University. He conducted his Physics M.S. research on chemisorptive gas sensors and his Applied Physics Ph.D. research on random laser theory and stability. His background in scientific research spans topics in nanoparticle lasers, electronic and optoelectronic semiconductor devices, environmental sensing and monitoring systems, and financial analytics. His work has been published in over a dozen peer-reviewed journals and conference proceedings, and he has written hundreds of technical blogs on PCB design for a number of companies. Zachariah currently works with other companies in the electronics industry providing design, research, and marketing services. He is a member of IEEE Photonics Society, IEEE Electronics Packaging Society, and the American Physical Society, and he currently serves on the INCITS Quantum Computing Technical Advisory Committee.

    most recent articles

    Back to Home