Free Trials

Download a free trial to find out which Altium software best suits your needs

Altium Online Store

Buy any Altium Products with few clicks or send us your quote to contact our sales


Download the latest in PCB design and EDA software

  • Altium Designer

    Complete Environment for Schematic + Layout

  • CircuitStudio

    Entry Level, Professional PCB Design Tool

  • CircuitMaker

    Community Based PCB Design Tool


    Agile PCB Design For Teams

  • Altium 365

    Connecting PCB Design to the Manufacturing Floor

  • Altium Concord Pro

    Complete Solution for Library Management

  • Octopart

    Extensive, Easy-to-Use Component Database

  • PDN Analyzer

    Natural and Effortless Power Distribution Network Analysis

  • See All Extensions
  • Live Courses

    Learn best practices with instructional training available worldwide

  • On-Demand Courses

    Gain comprehensive knowledge without leaving your home or office

  • Altium 365 Viewer

    View & Share electronic designs in your browser

  • Altium Designer 20

    The most powerful, modern and easy-to-use PCB design tool for professional use


    Annual PCB Design Summit

    • Forum

      Where Altium users and enthusiasts can interact with each other

    • Blog

      Our blog about things that interest us and hopefully you too

    • Ideas

      Submit ideas and vote for new features you want in Altium tools

    • Bug Crunch

      Help make the software better by submitting bugs and voting on what's important

    • Wall

      A stream of events on AltiumLive you follow by participating in or subscribing to

    • Beta Program

      Information about participating in our Beta program and getting early access to Altium tools

    All Resources

    Explore the latest content from blog posts to social media and technical white papers gathered together for your convenience

    Altium Online Store

    Buy any Altium Products with few clicks or send us your quote to contact our sales


    Take a look at what download options are available to best suit your needs

    • Documentation

      The documentation area is where you can find extensive, versioned information about our software online, for free.

    • Training & Events

      View the schedule and register for training events all around the world and online

    • Design Content

      Browse our vast library of free design content including components, templates and reference designs

    • Webinars

      Attend a live webinar online or get instant access to our on demand series of webinars

    • Support

      Get your questions answered with our variety of direct support and self-service options

    • Technical Papers

      Stay up to date with the latest technology and industry trends with our complete collection of technical white papers.

    • Video Library

      Quick and to-the-point video tutorials to get you started with Altium Designer

    Pin-Package Delay and Via Delay in High Speed Length Tuning

    Zachariah Peterson
    |  January 17, 2020

    Cars on a race track

    The race is on to keep signals in sync

    Take a look at the inside of an integrated circuit package, and you’ll find a number of wires bonded to the semiconductor die and the pads at the edge of the component. In the electronics world, signals need to travel across these bond wires and pads before they hit a PCB trace. As you look around the edge of an IC, these bond wires all have different lengths, and they incur different levels of delay and contribute to signal skew.

    Vias can also induce some delay on any interconnect, which is a function of the via’s length, its inductance, and its capacitance. Signal behavior on vias can be quite complicated to describe analytically, particularly when you start looking at higher frequencies and evanescent coupling along the edge of an interconnect. With some simple pieces of information, you can compensate for pin-package delay and via delay in your PCB interconnects.

    Pin-Package Delay in Length Tuning

    All signals, whether electrical or optical, travel at a finite speed. This means any section of an interconnect which a signal must traverse will incur some travel time. The bond wires in an integrated circuit, solder balls on a BGA component, pins on a through-hole component, and any other piece of metal that separates a trace and semiconductor die requires some time to traverse, and your designs should account for this delay during length matching.

    Pin-package delay is the time required for a signal to traverse the pad and bond wire of a component. IC manufacturers that are worth their brand name will measure this and provide the delay value in the component datasheets; these delays are usually on the order of tens or hundreds of picoseconds. As an example, pin-package delays in some Xilinx FPGAs can vary from 80 to 160 ps.

    You’re probably asking: why do we need to worry about this? The simple answer is any trace length mismatch should be included when length tuning high-speed signals in order to prevent skew. The exact skew limits between parallel data will vary depending on your design and signalling standard, and length matching must be used to ensure signals arrive within these limits. Accounting for all skew sources is particularly important in length matching for differential pairs in order to suppress common-mode noise.

    Integrated circuit die and bond wires
    Variations in the lengths of these bond wires and parasitics leads to variations in pin-package delay.

    With relatively slower signals (>1 ns rise time) and slower data rates (<500 MHz), you might not need to worry about the pin-package delay in an interconnect, especially if you have a large noise margin at the receiver and are working at a higher voltage (3.3. V or 5 V). 500 MHz is generally taken as the lower limit on data rate beyond which pin-package delay should be included. Beyond this data rate, the signal repetition rate will be less than 2 ns, and the signal rise time will be even faster. This creates a situation where the pin-package delay is comparable to the data repetition rate and the rise time, and signals could completely desynchronize simply by travelling over bond wires and component pads.

    Accounting for Via Delay

    Just as is the case with pins and bond wires in an integrated circuit, the signal speed in a via can differ from the signal speed along the traces connected to it, especially when you look along the length of the via. To ensure the signal speed is known with high precision, vias should be carefully characterized experimentally (read this article in Signal Integrity Journal), or characterized theoretically through simulations.

    The signal speed across a via depends on a number of factors, including the pad-antipad distance, the fiber weave effect through the board cross section, and plating imperfections along the length of the via (especially in high aspect ratio vias). Vias that make a layer transition while changing reference planes will also see a sudden impedance and propagation delay change across the length of the via. If we consider a through-hole via in a 1.57 mm FR4 board, the one-way via delay is about 10 ps (if we assume uniform dielectric constant across the length of the via). In a real via, the delay will be much different, depending on which layers are traversed and on the presence of nearby conductors (i.e., due to parasitic inductance and capacitance).

    Vias in a green PCB
    EM field simulations for these vias can help you determine skew during length matching

    Accounting for via delay and via impedance is easiest when your routing tools include a 3D electromagnetic field solver. While you can calculate variations in via propagation delay by hand (in principle), you will be unable to account for any fiber weave effects unless you take a probabilistic approach. Clearly, this is an intractable exercise that demands the right design tools.

    By default, most PCB design programs with length matching capabilities will set the pin-package delay to zero length or zero time. If you obtain component models from your manufacturer, the IBIS 6 documentation for the particular component should include the pin-package delay. This will be specified as either a length or time. When you include these delays for each component pin in your schematic, you now have the information you need for ultra-accurate length tuning or delay tuning as you route your signal traces.

    The new-and-improved routing tools in Altium Designer® allow you to specify the pin-package delay for a component directly from the schematic. You’ll also be able to account for via delay during length tuning using a cutting-edge field solver from Simbeor. This solver is built into the routing features and is used to simulate the propagation delay on a trace, which is then used for length matching across multiple signal nets. You’ll also have a complete set of tools for building schematics, managing components, and preparing deliverables for your manufacturer.

    Now you can download a free trial of Altium Designer and learn more about the industry’s best layout, simulation, and production planning tools. Talk to an Altium expert today to learn more.

    About Author

    About Author

    Zachariah Peterson has an extensive technical background in academia and industry. He currently provides research, design, and marketing services to electronics companies. Prior to working in the PCB industry, he taught at Portland State University. He conducted his Physics M.S. research on chemisorptive gas sensors and his Applied Physics Ph.D. research on random laser theory and stability. His background in scientific research spans topics in nanoparticle lasers, electronic and optoelectronic semiconductor devices, environmental sensing and monitoring systems, and financial analytics. His work has been published in over a dozen peer-reviewed journals and conference proceedings, and he has written hundreds of technical blogs on PCB design for a number of companies. Zachariah currently works with other companies in the electronics industry providing design, research, and marketing services. He is a member of IEEE Photonics Society, IEEE Electronics Packaging Society, and the American Physical Society, and he currently serves on the INCITS Quantum Computing Technical Advisory Committee.

    most recent articles

    Back to Home